design flow simple
Simplify a general design flow post-floorplan should be:
1st timing driven placement according to constraints, skew/latency was considered as ‘ideal’ zero, optDesign –preCTS.
2nd CTS, optDesign –postCTS. Clock tree have insertion or propagation delay after CTS.
3rd routing, optDesign –postRoute, optDesign –hold -postRoute. Usually, fix setup violation first, then hold violation in order to obtain positive slacks.
Comments
So empty here ... leave a comment!