Circuit Elements
July 23, 2026
Physical
Columbia VLSI
January 21, 2026
Digital VLSI Circuits Design Design Digital VLSI Circuits Columbia Integrated Systems Laboratory, Columbia University, 2009 Design an 8-bit microcontroller core, implemented in TSMC CMOS process, Digital VLSI Circuits Designed an 8-bit microcontroller core to perform essential functions within the clock distribution system. Score: 95/100 Project Overview: Completed a professional report under the guidance of Professor Kenneth… read more »
Protected: Resume
March 18, 2026
There is no excerpt because this is a protected post.
Protected: Why does inserting or removing buffers help fix timing violations?
March 18, 2026
There is no excerpt because this is a protected post.
Software and Hardware vs Time by Grok
February 24, 2025
========1======================== Sure! Your request is to analyze the comprehensive performance of Hideo Kojima’s Metal Gear series on PlayStation platforms over time, calculate a weighted performance index (emphasizing fluidity, with stability, SF precision, and dynamic SF included), and plot it using MATLAB with the Y-axis as the index and the X-axis as time. Below, I’ll… read more »
Technology Node vs Year
February 9, 2025
As semiconductor technology advances, gaming platform hardware accelerates to meet the increasing demands of software, enhancing user interaction and enriching entertainment experiences for the general public. For example, popular video games like “Metal Gear” showcase the improvements in graphics and gameplay made possible by these advancements, allowing players to immerse themselves in more dynamic and… read more »
Cadence Virtuoso
June 16, 2025
Design an Electromigration (EM) Test Pad University of Central Florida Designed an Electromigration (EM) Test Pad layout using Cadence® Virtuoso® for tape-out in collaboration with Harris Corporation and ICAMR (Fall 2016); submitted GDSII files to partner Novati Technologies, Inc. Map file was from MOSIS: https://www.eda.ncsu.edu/wiki/MOSIS_Layers, https://eda.ncsu.edu/. The test pad size: 120um x 120 um. Pitch:… read more »
Recalescence
April 2, 2018
Modeling Power Terminology
April 14, 2019
The power a circuit dissipates falls into two broad categories: Static power Dynamic power Static Power Static power is the power dissipated by a gate when it is not switching – that is, when it is inactive or static. Static power is dissipated in several ways. The largest percentage of static power results from source-to-drain… read more »
Path delay in cross clock domain
October 2, 2015
Sometimes, for cross clock domain timing analysis, incorrect timing report from mistake Path Delay due to big source clock paths latency/skew or target paths latency/skew would lead tool report and fix timing violation wrongly. Designer analysis launch clock paths latency/skew and capture clock paths latency/skew, find out which path(s) is/are too long, for example, it… read more »