Dr. Pei
Electrical and Computer Engineering | STCO
Menu
Home
SPCsim
RL
Rankings
Posts
Cacti++
Bible
Email Address:
[email protected]
[email protected]
Blog Stats
1,874 hits
State Action/Control
blogs.cuit.columbia.edu/zp2130
Meta
Log in
Entries feed
Comments feed
WordPress.org
Z Pei
Z Pei´s postings
Path delay in cross clock domain
same source create_generated_clock -add
Clock Tree Latency Skew Uncertainty
CTS Spec UnsyncPin RootPin based on Constraint and Netlist
Clock divider and CTS
Band Theory
PN junction
FinFET and MOSFET
Linux/Unix file permissions
no margin
Our authors
Z Pei
(73)
×
Learn
more
